Skip to content

Conversation

@mp-17
Copy link
Contributor

@mp-17 mp-17 commented Jun 18, 2025

Every vector register has its own EMUL, which determines the registers to check for reshuffling.

Changelog

Fixed

  • Fix reshuffle with LMUL > 1

Checklist

  • Automated tests pass
  • Changelog updated
  • Code style guideline is observed

@mp-17 mp-17 force-pushed the mp/fix-reshuffle branch from 5af9d60 to f7dff6d Compare June 18, 2025 16:10
@mp-17 mp-17 force-pushed the mp/fix-reshuffle branch from ad4ae15 to 24c06ce Compare June 19, 2025 15:43
@mp-17 mp-17 force-pushed the mp/fix-reshuffle branch from 36967ea to e7dee6e Compare June 19, 2025 16:42
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants